Electrical characteristics of large-grain polysilicon transistors were presented. for various grain sj-zes. The field-effect nobilities of poly-Si transistors were studied based on thernionic emission nodel with potential barrier at grain boundgries. Electron mobility within the grains were evaluated to be 19/+ cmz/V.s. Our result indicates that, using the electron mobility within the grains, thernioni-c enission model ean be applicable to the poly-Si films with fairly large grain size.
1. INTRODUCTION In higher paeking density of VLSI' PolIerystalline-si-Iicon (po1y-Si) transistors fabricated on insulatj-ng substrates have been of great interest due to their us-efulness for a fornation of stacked devices '-)). In polySi transistorsl grain boundaries exert a profound influence on d.evice characterj-sti-cs because the large nunber of e1e ctroni-c charges trapped at grain boundaries form potential barriers, whi-ch deteriorate carrler transport in poly-Si l)5). This therrnioni-c enission nodel has been developed for finegrain poly-Si fi-lns.
Recent1y, in order to i-mprove d.evice characteristics, the use of large-grain polySi were d.enonstratud5)?). However, it has been not yet clarified whether this nodel can be applicable to these large grain poly-Si filns.
This report investigates the effect of trap states on device characteristics using poly-Si fil-ns prepared by different crystal-lization process. The grain sizes of these poly-Si films ranged. from 0.1 pn to 3 Fil. Using these vari-ous poly-Si filmsr fiefdeffect mobility of poly-Si MOSFETTs is also A-6-1 analyzed. based on the thernioni-c enissi-on nodeI.
EXPERIMENTAL PROCEDURE
Large-grain poly-Si filns on SiO2/Sisubstrates were formed by solid-phase crystall-i-zation of anorphous-silicon (a-Si)r which were prepared. by three different techniques: 1 ) Si inplantati.on lnto LPCVD poly-Si, APCVD, 3) LPCVD. Conventi-onal LPCVD polyfilms were also prepared for conparison. Silicon-oxides were grown to 500-nrn thick on 4-inch Si substrates. Then, anorphous-Si or poly-Si film of 150 nn thickness was d.eposited.. Deposition temperatures were 520oC for LPCVD poly-Si filn t 55O"C for APCVD a-Si fi1n, and 550"C for LPCVD a-Si film. Some of LPCVD poly-Si films were i-mplanted by Si ions with acceleration voltages of 100 and. 150 KV to be transforned into a-Si. These a-Si filns were crystallized by annealing at 600"C in nitrogen. In Fig.1 In poly-Si films, there are numerous crystalline defects at grain boundaries. These defects trap earriers, becone charged., and lead to forn potential barriers. According to the thernionic emission model, a draj-n current at a linear regi-on is gi-ven as follows, Nst can be obtained by cornpari-ng neasured val-ues i-n Fig.3 and ealculated values with Eq.(2). It is noted that calcul-ations need only two paraneters, n and. Vt. The ealculated value N"1 is sunnarized in Table I . The Nr1 beeomes smal-I as a grain size is large, in other word, the nunber of grain boundaries in the channel region i-s small. In Si-inplanted samples, Nst is below lxlol? "^-2 and the effect of potential barrier i-s al-nost negligible. Nst is al-so reduced to two-third by hydrogenation usi-ng P-SiN.
Carrj-er nobility ue in a l-inear region i-s given from Eq.(t) and (/u (tgeg) 54a. 
